We model micro-architectures with non-pipelined instruction processing and pipelined instruction processing, using Maurer machines, basic thread algebra and program algebra. We show that stored programs are executed as intended with these micro-architectures. We believe that this work provides a new mathematical approach to model micro-architectures and to verify their correctness and anticipated speed-up results.
Introduction
Pipelined instruction processing is a basic technique used in the design of microarchitectures (see e.g. Hennessy and Patterson (2003) or Sima (2004) ). In this paper, we investigate the issue of dealing with pipelined instruction processing when modelling micro-architectures in a mathematically precise way. We model micro-architectures with non-pipelined instruction processing and pipelined instruction processing, using Maurer machines, basic thread algebra and program algebra. Moreover, we show that stored programs are executed as intended with these micro-architectures.
Maurer machines are based on a model for computers proposed in Maurer (1966) . Maurer's model for computers is quite different from the well-known models such as register machines, multi-stack machines and Turing machines (see e.g. Hopcroft et al. (2001) ). The strength of Maurer's model is that it is close to real computers. The operations that can be performed on the state of a computer play a prominent part in the model. Basic thread algebra is a form of process algebra which is introduced in Bergstra and Loots (2002) under the name basic polarized process algebra. It is a form of process algebra which is tailored to the description of the behaviour of deterministic sequential programs under execution. The behaviours concerned are called threads. Basic thread algebra is used in this paper to direct a Maurer machine in performing operations on its state. Program algebra is introduced in Bergstra and Loots (2002) as well. In program algebra, not the behaviour of deterministic sequential programs under execution is considered, but the programs themselves. A program is viewed as an instruction sequence. The behaviour of a program is taken for a thread of the kind considered in basic thread algebra. With regard to execution of stored programs on a Maurer machine, we take the line that the programs concerned are programs of the kind considered in program algebra.
To make it possible that threads direct a Maurer machine in performing operations on its state, basic thread algebra must be extended with, for each Maurer machine, an operator for applying a thread to the Maurer machine from a state of the Maurer machine. Applying a thread to a Maurer machine amounts to generating a sequence of state changes according to the operations that the Maurer machine associates with the basic actions performed by the thread. Because a program is viewed as an instruction sequence in the setting of program algebra, the representation of programs in the memory of a Maurer machines becomes trivial.
Why did we choose to use Maurer machines, basic thread algebra and program algebra to model micro-architectures? First of all, well-known models for computers, such as register machines, multi-stack machines and Turing machines, are too general for our purpose. Unlike Maurer's model for computers, those models have little in common with real computers. For example, a real computer has a memory and the contents of all memory elements make up the state of the computer. Moreover, a real computer processes instructions and the processing of an instruction results in changes of the contents of certain memory elements. The design of micro-architectures must deal with these aspects of real computers. Secondly, general process algebras, such as ACP (Bergstra and Klop, 1984; Baeten and Weijland, 1990) , CCS (Milner, 1980 (Milner, , 1989 , and CSP (Brookes et al., 1984; Hoare, 1985) , are too general for our purpose as well. Basic thread algebra has been designed as an algebra of deterministic sequential processes that interact with a machine. In Bergstra and Middelburg (2006b) , we show that the processes considered in basic thread algebra can be viewed as processes that are definable over an extension of ACP with conditions introduced in Bergstra and Middelburg (2006a) . However, it is quite awkward to describe and analyze processes of this kind using such a general process algebra. Thirdly, there are two reasons to use program algebra: (1) the view that programs are instruction sequences fits in well with real computers and (2) program behaviours are taken for threads as considered in basic thread algebra.
In Bergstra and Middelburg (2005a) , we have demonstrated the feasibility of the approach to model micro-architectures taken in this paper. In this paper, we make use of the experience gained in that feasibility study to model more advanced micro-architectures. As mentioned above, Maurer's model for computers is quite different from Turing's model. The latter model belongs to the foundations of theoretical computer science, whereas the model used in our approach to model micro-architectures is relatively unknown indeed. For that reason, we have investigated the connections between the two models in Bergstra and Middelburg (2005b) .
We treat the instruction set architecture for which micro-architectures are modelled as a parameter that must fulfil a simple assumption: each instruction from the instruction set must be of a kind considered in program algebra. For example, program algebra does consider test instructions and unconditional jump instructions, but it does not consider conditional jump instructions. Besides, program algebra does consider forward jump instructions, but it does not consider backward jump instructions. The effect of a conditional jump instruction can be mimicked by a test instruction and an unconditional jump instruction; and the effect of a backward jump instruction can be mimicked by a forward jump instruction because programs may be infinite instruction sequences in program algebra. Conditional jump instructions need another treatment than unconditional jump instructions in pipelined instruction processing. Backward jump instructions do not need another treatment than forward jump instructions in pipelined instruction processing. In order to demonstrate the generality of our approach, we look in this paper also at the influence of extending program algebra with conditional jump instructions on nonpipelined and pipelined instruction processing. We also pay some attention to backward jump instructions.
We do not make the instruction set architecture for which micro-architectures are modelled explicit. In our modelling of a micro-architecture, we start from an arbitrary Maurer machine and enhance it. That Maurer machine determines the instruction set architecture for which a micro-architecture is modelled. However, there are Maurer machines for which the enhancement is primarily intended. We describe in this paper those Maurer machines as well. Because they approximate the concept of an instruction set architecture, we call them Maurer instruction set architectures.
We regard the work presented in this paper as one of the preparatory steps in developing, as part of a project investigating micro-threading (Bolychevsky et al., 1996; Jesshope and Luo, 2000) , a formal approach to design new micro-architectures. That approach should allow for the correctness of new micro-architectures and their anticipated speed-up results to be verified. The work presented in this paper, as well as the preceding work presented in Bergstra and Middelburg (2005a) , has convinced us that a special notation for the description of micro-architectures is desirable. However, we found that fixing an appropriate notation still requires some significant design decisions. We come back to this issue in Section 13.
The structure of this paper is as follows. First, we review Maurer computers (Section 2) and basic thread algebra (Section 3). Next, we extend basic thread algebra with, for each Maurer machine, the operator for applying a thread to the Maurer machine from a state of the Maurer machine (Section 4). Following this, we review program algebra (Section 5) and describe the way in which programs are represented in the memory of Maurer machines (Section 6). Then, we model a micro-architecture with non-pipelined instruction processing (Section 7). After that, we model a variant of that micro-architecture with pipelined instruction processing (Sections 8 and 9). Following this, we look at the influence of the addition of conditional jump instructions (Section 10) and discuss the addition of backward jump instructions in short (Section 11). Then, we introduce the concept of a Maurer instruction set architecture (Section 12). Finally, we make some concluding remarks (Section 13).
Maurer Computers
In this section, we shortly review Maurer computers, i.e. computers as defined by Maurer in Maurer (1966) .
A Maurer computer C consists of the following components:
-a set M ; -a set B with card (B) ≥ 2; -a set S of functions S : M → B; -a set O of functions O : S → S;
and satisfies the following conditions:
M is called the memory, B is called the base set, the members of S are called the states, and the members of O are called the operations. It is obvious that the first condition is satisfied if C is complete, i.e. if S is the set of all functions S : M → B, and that the second condition is satisfied if C is finite, i.e. if M and B are finite sets.
In Maurer (1966) , operations are called instructions. In the current paper, the term operation is used because of the confusion that would otherwise arise with the instructions of which program algebra programs are made up.
The memory of a Maurer computer consists of memory elements which have as contents an element from the base set of the Maurer computer. The contents of all memory elements together make up a state of the Maurer computer. The operations of the Maurer computer transform states in certain ways and thus change the contents of certain memory elements. Thus, a Maurer computer has much in common with a real computer. The first condition on the states of a Maurer computer is a structural condition and the second one is a finite variability condition. We return to these conditions, which are met by any real computer, after the introduction of the input region and output region of an operation.
Let (M, B, S, O) be a Maurer computer, and let O : S → S. Then the input region of O, written IR(O), and the output region of O, written OR(O), are the subsets of M defined as follows:
is the set of all memory elements that are possibly affected by O; and IR(O) is the set of all memory elements that possibly affect elements of OR(O) under O. Let (M, B, S, O) be a Maurer computer, let S 1 , S 2 ∈ S, and let O ∈ O. Then S 1 † The following precedence conventions are used in logical formulas. Operators bind stronger than predicate symbols, and predicate symbols bind stronger than logical connectives and quantifiers. Moreover, ¬ binds stronger than ∧ and ∨, and ∧ and ∨ bind stronger than ⇒ and ⇔ . Quantifiers are given the smallest possible scope. In Maurer (1966) , Maurer gives many results about the relation between the input region and output region of operations, the composition of operations, the decomposition of operations and the existence of operations with specified input, output and affected regions. In Bergstra and Middelburg (2005a) , we summarize the main results. Recently, a revised and expanded version of Maurer (1966) , which includes all the proofs, has appeared in Maurer (2006) .
Basic Thread Algebra
In this section, we review BTA (Basic Thread Algebra), a form of process algebra which is tailored to the description of the behaviour of deterministic sequential programs under execution. The behaviours concerned are called threads.
In BTA, it is assumed that there is a fixed but arbitrary set of basic actions A with tau ∈ A. We write A tau for A ∪ {tau}. BTA has the following constants and operators:
-the deadlock constant D; -the termination constant S; -for each a ∈ A tau , a binary postconditional composition operator a .
We use infix notation for postconditional composition. We introduce action prefixing as an abbreviation: a • p, where p is a term of BTA, abbreviates p a p. The intuition is that each basic action performed by a thread is taken as a command to be processed by the execution environment of the thread. The processing of a command may involve a change of state of the execution environment. At completion of the processing of the command, the execution environment produces a reply value. This reply is either T or F and is returned to the thread concerned. Let p and q be closed terms of BTA. Then p a q will perform action a, and after that proceed as p if the processing of a leads to the reply T (called a positive reply) and proceed as q if the processing of Table 1 . Axiom of BTA x tau y = x tau x T1 Table 2 . Axioms for guarded recursion
RSP a leads to the reply F (called a negative reply). The action tau plays a special role. Its execution will never change any state and always produces a positive reply. BTA has only one axiom. This axiom is given in Table 1 . Using the abbreviation introduced above, axiom T1 can be written as follows:
A recursive specification over BTA is a set of equations E = {X = t X | X ∈ V }, where V is a set of variables and each t X is a term of BTA that only contains variables from V . We write V(E) for the set of all variables that occur on the left-hand side of an equation in E. Let t be a term of BTA containing a variable X. Then an occurrence of X in t is guarded if t has a subterm of the form t a t containing this occurrence of X. A recursive specification E is guarded if all occurrences of variables in the right-hand sides of its equations are guarded or it can be rewritten to such a recursive specification using the equations of E. We are only interested in models of BTA in which guarded recursive specifications have unique solutions, such as the projective limit model of BTA presented in Bergstra and Bethke (2003) . A thread that is the solution of a finite guarded recursive specification over BTA is called a finite-state thread.
We extend BTA with guarded recursion by adding constants for solutions of guarded recursive specifications and axioms concerning these additional constants. For each guarded recursive specification E and each X ∈ V(E), we add a constant standing for the unique solution of E for X to the constants of BTA. The constant standing for the unique solution of E for X is denoted by X|E . Moreover, we use the following notation. Let t be a term of BTA and E be a guarded recursive specification. Then we write t|E for t with, for all X ∈ V(E), all occurrences of X in t replaced by X|E . We add the axioms for guarded recursion given in Table 2 to the axioms of BTA. In this table, X, t X and E stand for an arbitrary variable, an arbitrary term of BTA and an arbitrary guarded recursive specification, respectively. Side conditions are added to restrict the variables, terms and guarded recursive specifications for which X, t X and E stand. The additional axioms for guarded recursion are known as the recursive definition principle (RDP) and the recursive specification principle (RSP). The equations X|E = t X |E for a fixed E express that the constants X|E make up a solution of E. The conditional equations E ⇒ X = X|E express that this solution is the only one.
We often write X for X|E if E is clear from the context. It should be borne in mind that, in such cases, we use X as a constant.
The projective limit characterization of process equivalence on threads is based on the notion of a finite approximation of depth n. When for all n these approximations are Table 3 . Approximation induction principle n≥0 π n (x) = π n (y) ⇒ x = y AIP Table 4 . Axioms for projection operators
identical for two given threads, both threads are considered identical. This is expressed by the infinitary conditional equation AIP (Approximation Induction Principle) given in Table 3 . Here, following Bergstra and Bethke (2003) , approximation of depth n is phrased in terms of a unary projection operator π n ( ). The projection operators are defined inductively by means of the axioms given in Table 4 . In this table, a stands for an arbitrary member of A tau . It happens that RSP follows from AIP.
The structural operational semantics of BTA and its extensions with guarded recursion and projection can be found in Bergstra and Middelburg (2005c) and Bergstra and Middelburg (2005a) .
Henceforth, we write T finrec for the set of all closed terms of BTA with guarded recursion in which no constants X|E for infinite E occur. We write T finrec (A), where A ⊆ A, for the set of all closed terms from T finrec that only contain basic actions from A.
Applying Threads to Maurer Machines
In this section, we introduce Maurer machines and add for each Maurer machine H a binary apply operator • H to BTA.
A Maurer machine is a tuple
, where (M, B, S, O) is a Maurer computer and: The apply operators associated with Maurer machines are related to the apply operators introduced in Bergstra and Ponse (2002) . They allow for threads to transform states of the associated Maurer machine by means of its operations. Such state transformations produce either a state of the associated Maurer machine or the undefined state ↑. It is assumed that ↑ is not a state of any Maurer machine. We extend function restriction to Table 5 . Defining equations for apply operator Table 5 (for a ∈ A and S ∈ S) and the rule given in Table 6 (for S ∈ S). We say that p
Note that the rule from Table 6 can be read as follows: if
We introduce some auxiliary notions, which are useful in proofs to come. Let
is inductively defined as follows: 
is convergent, then its full path is a path of length ||p• H S|| from (p, S) to (S, S ), where S = p • H S. Such a full path is also called a computation.
In the definition of a Maurer machine, we could have taken a function [[ ] ] that associates with each a ∈ A a triple (n a , O a , m a ) ∈ M ×O ×M such that S(n a ), S(m a ) ∈ B for all S ∈ S. In that case, S(n a ) would indicate whether basic action a is enabled in state S, i.e. whether the processing of a is not blocked in state S. In this paper, we consider only threads that are behaviours of deterministic sequential programs under execution. For such behaviours, it is not at all interesting to take into account the possibility that some basic actions are not always enabled. Therefore, it is assumed that all basic actions of a Maurer machine are enabled in all states. Under this assumption, it is sufficient that the function [[ ]] associates with each a ∈ A a pair (O a , m a ) ∈ O × M as in the definition given at the beginning of this section.
Program Algebra
In this section, we review PGA (ProGram Algebra), an algebra of sequential programs based on the idea that sequential programs are in essence sequences of instructions. PGA provides a program notation for finite-state threads. A hierarchy of program notations that provide more and more sophisticated programming features are rooted in PGA (see Bergstra and Loots (2002) ).
In PGA, it is assumed that there is a fixed but arbitrary set A of basic instructions. PGA has the following primitive instructions:
-for each a ∈ A, a void basic instruction a; -for each a ∈ A, a positive test instruction +a; -for each a ∈ A, a negative test instruction −a; -for each k ∈ N, a forward jump instruction #k; -a termination instruction !.
We write I for the set of all primitive instructions.
The intuition is that the execution of a basic instruction a may modify a state and produces T or F at its completion. In the case of a positive test instruction +a, basic instruction a is executed and execution proceeds with the next primitive instruction if T is produced and otherwise the next primitive instruction is skipped and execution proceeds with the primitive instruction following the skipped one. In the case where T is produced and there is not at least one subsequent primitive instruction and in the case where F is produced and there are not at least two subsequent primitive instructions, deadlock occurs. In the case of a negative test instruction −a, the role of the value produced is reversed. In the case of a void basic instruction a, the value produced is disregarded: execution always proceeds as if T is produced. The effect of a forward jump instruction #k is that execution proceeds with the k-th next instruction of the program concerned. If k equals 0 or the k-th next instruction does not exist, then #k results in deadlock. The effect of the termination instruction ! is that execution terminates. Table 8 . Defining equations for thread extraction operator
The thread extraction operator introduced below, together with the apply operators introduced in Section 4, makes it possible to associate operations of Maurer machines with basic instructions, and consequently with primitive instructions of PGA.
PGA has the following constants and operators:
-for each u ∈ I, an instruction constant u ; -the binary concatenation operator ; ; -the unary repetition operator ω .
Closed terms of PGA are considered to denote programs. The intuition is that a program is in essence a non-empty, finite or infinite sequence of primitive instructions. These sequences are called single pass instruction sequences because PGA has been designed to enable single pass execution of instruction sequences: each instruction can be dropped after it has been executed. Programs are considered to be equal if they represent the same single pass instruction sequence. The axioms for instruction sequence equivalence are given in Table 7 . In this table, n stands for an arbitrary natural number greater than 0. For each n > 0, the term X n is defined by induction on n as follows: X 1 = X and X n+1 = X ; X n . The unfolding equation X ω = X ; X ω is derivable. Each closed term of PGA is derivably equal to a term in canonical form, i.e. a term of the form P or P ; Q ω , where P and Q are closed terms of PGA that do not contain the repetition operator.
Each closed term of PGA is considered to denote a program of which the behaviour is a finite-state thread, taking the set A of basic instructions for the set A of actions. The thread extraction operator | | assigns a thread to each program. The thread extraction operator is defined by the equations given in Table 8 (for a ∈ A, k ∈ N and u ∈ I) and the rule given in Table 9 . This rule is expressed in terms of the structural congruence predicate ∼ = , which is defined by the formulas given in Table 10 (for n, m, k ∈ N and u 1 , . . . , u n , v 1 , . . . , v m+1 ∈ I).
The equations given in Table 8 do not cover the case where there is a cyclic chain of Table 9 . Rule for cyclic jump chains Table 10 . Defining formulas for structural congruence predicate #n + 1 ; u 1 ; . . . ; u n ; #0 ∼ = #0 ; u 1 ; . . . ; u n ; #0 #n + 1 ; u 1 ; . . . ; u n ; #m ∼ = #m + n + 1 ; u 1 ; . . . ; u n ; #m
forward jumps. Programs are structural congruent if they are the same after removing all chains of forward jumps in favour of direct jumps. Because a cyclic chain of forward jumps corresponds to #0, the rule from Table 9 can be read as follows: if X starts with a cyclic chain of forward jumps, then |X| equals D. It is easy to see that the thread extraction operator assigns the same thread to structurally congruent programs. Therefore, the rule from Table 9 can be replaced by the following generalization:
Let E be a finite guarded recursive specification over BTA with V(E) = {X 1 , . . . , X n }, and let P 1 , . . . , P n be closed terms of PGA. Let E be the set of equations that results from replacing in E all occurrences of X 1 by |P 1 | and . . . and all occurrences of X n by |P n |. If E can be obtained by applications of axioms PGA1-PGA4, the defining equations for the thread extraction operator and the rule for cyclic jump chains, then |P 1 | is the solution of E for X 1 . Such a finite guarded recursive specification can always be found. Thus, the behaviour of each closed PGA term, is a thread that is definable by a finite guarded recursive specification over BTA. Moreover, each finite guarded recursive specification over BTA can be translated to a PGA program of which the behaviour is the solution of the finite guarded recursive specification concerned.
Closed terms of PGA are loosely called PGA programs. PGA programs in which the repetition operator do not occur are called finite PGA programs. Henceforth, we write P fin for the set of all finite PGA programs. We write P fin (A), where A ⊆ A, for the set of all closed terms from P fin that only contain basic instructions from A.
In the remainder of this paper, with the exception of Section 11, we consider only finite PGA programs.
Stored Programs
In this short section, we make precise how to represent PGA programs in the memory of a Maurer machine.
It is assumed that a fixed but arbitrary finite set M prog and a fixed but arbitrary bijection
The program memory is a memory of which the elements can be addressed by means of members of [0, size(M prog 
The program memory elements are meant for containing the primitive instructions that form part of a finite PGA program.
We write I prog for I \ {#k | k > size(M prog ) − 1}. I prog is the program memory base set. We write S prog for the set of all functions S prog : M prog → I prog .
Let P = u 1 ; . . . ; u n ∈ P fin with n ≤ size(M prog ). Then the stored representation of P , written s prog (P ), is the unique function s prog :
Note that s prog (u 1 ; . . . ; u n ) is not defined if n > size(M prog ). The size of the program memory restricts the programs that can be stored.
Non-Pipelined Instruction Processing
In this section, we model a micro-architecture with non-pipelined instruction processing. We do not make the instruction set architecture for which this micro-architecture is modelled explicit. We start from an arbitrary Maurer machine and enhance it. That Maurer machine determines the instruction set architecture for which a micro-architecture is modelled. However, there are Maurer machines for which the enhancement is primarily intended. Those Maurer machines will be introduced in Section 12. Henceforth, we write PGA instruction for primitive instruction of PGA.
We enhance Maurer machines by extending the memory with a program memory (M prog ), a program counter upper bound register (pcbr), a program counter (pc), an instruction register (ir), a decoded instruction type register (ditr), a basic action register (bar), a displacement register (dr), an executed instruction type register (eitr), an instruction reply register (irr), a fetch reply register (rr fetch ), a pre-process reply register (rr prep ), an execute reply register (rr exec ) and a post-process reply register (rr postp ), and the operation set with a fetch operation (O fetch ), a pre-process operation (O prep ), an execute operation (O exec ) and a post-process operation (O postp ). Moreover, we replace the basic actions of the original Maurer machine by basic actions fetch, prep, exec and postp, with which the operations O fetch , O prep , O exec and O postp are associated. The resulting Maurer machines are called SP-NPL-enhancements. SP stands for stored program and NPL stands for non-pipelined instruction processing. In SP-NPL-enhancements of Maurer machines, the five instruction types bsc, ptst, ntst, fjmp and term are distinguished. These types correspond to the five kinds of PGA instructions introduced in Section 5. Henceforth, we write IT for the set {bsc, ptst, ntst, fjmp, term}. The registers rr fetch , rr prep , rr exec and rr postp are the reply registers of the execution handling operations O fetch , O prep , O exec and O postp , respectively. Henceforth, we write M rr for {rr fetch , rr prep , rr exec , rr postp }.
Next after the precise definition of an SP-NPL-enhancement, we will further explain how an SP-NPL-enhancement operates.
Let
pcbr, pc, ir, ditr, bar, dr, eitr, irr ∈ M , M ∩ M rr = ∅ and fetch, prep, exec, postp ∈ A, and
O fetch is the unique function from S to S such that for all S ∈ S :
O prep is the unique function from S to S such that for all S ∈ S :
where dec : S → IT × A × MA prog is defined as follows:
O exec is the unique function from S to S such that for all S ∈ S :
where opc : S → B is defined as follows:
O postp is the unique function from S to S such that for all S ∈ S :
where pcu : S → MA prog is defined as follows: 
. Figure 7 shows the structure of an SP-NPL-enhancement. The program counter pc contains the address of the program memory element from which a PGA instruction is fetched next, unless its contents is greater than the highest program address (contained in pcbr). Fetched PGA instructions are stored in ir. The program counter is incremented at every fetch. Pre-processing amounts to decoding the PGA instruction stored in ir: the type of that PGA instruction is stored in ditr, the basic action involved is stored in bar if it is not a jump or termination instruction and the displacement is stored in dr if it is a jump instruction. Execution does not deal with jump and termination instructions. They are dealt with by post-processing. Post-processing amounts to adjusting the program counter and recognizing termination. The program counter is adjusted on a positive test instruction that has given a negative reply, a negative test instruction that has given a positive reply and a jump instruction.
Essential information about the last fetched PGA instruction is forwarded from one execution handling operation to the next: from O fetch to O prep via ir, from O prep to O exec via ditr and either bar or dr, from O exec to O postp via eitr. Moreover, each execution handling operation has a reply register by itself. All this fits in well with the pipelined variant of SP-NPL-enhancements that will be introduced in Section 8.
Because the memory is extended with only finitely many memory elements, it is easy to check, using Proposition IV in Maurer (1966) , that the SP-NPL-enhancement of a Maurer machine is a Maurer machine indeed. The same remark applies to the SP-PLenhancement of a Maurer machine introduced in Section 8 as well.
Consider the guarded recursive specification over BTA that consists of the following equation:
Let P be a finite PGA program. Then applying thread |P | to a state of Maurer machine H has the same effect as applying the execution handling thread CT to the corresponding state of the SP-NPL-enhancement of H in which the program memory contains the stored representation of P . This is stated rigorously in the following theorem.
Then it is easy to see that for all S ∈ S and a ∈ A such that S (pc) ≤ S (pcbr) and S (M prog [S (pc)]) ∈ {a, +a, −a}:
and it is easy to see that for all S ∈ S and a ∈ A such that S (pc) ≤ S (pcbr) and
Let (p i , S i ) be the i+1-th element in the full path of CT • H S 0 . Then it is easy to prove by induction on i that
(if 4i + 4 < ||CT • H S 0 || in case CT • H S 0 is convergent). Let (p i , S i ) be the i+1-th element in the full path of |P | • H (S 0 M ), and let (p i , S i ) be the i+1-th element in the full path of CT • H S 0 of which the first component equals CT , S or D and the second component, say S , satisfies S (M prog [S (pc)]) = #k for all k ∈ MA prog . Then, using (1), (2), (3) and (4), it is straightforward to prove by induction on i and case distinction on the structure of finite PGA programs that
. From this, the theorem follows immediately.
Henceforth, execution handling threads, like CT , are called power threads.
Pipelined Instruction Processing
In this section, we model a micro-architecture with pipelined instruction processing which is a variant of the micro-architecture with non-pipelined instruction processing modelled in Section 7. In the latter micro-architecture, PGA instructions are processed after one another, whereas, in the micro-architecture modelled here, four PGA instructions can be simultaneously overlapped in processing. We start again from an arbitrary Maurer machine and enhance it.
We enhance Maurer machines by extending the memory as in the case of SP-NPLenhancements and additionally with an instruction skip flag (isf), a jump decoded flag (jdf), a jump processed flag (jpf), a pipeline status register (plsr) and a reply register (rr), and the operation set with a step operation (O step ), a pipeline control operation (O plctr ) and a halt operation (O halt ). Moreover, we replace the basic actions of the original Maurer machine by basic actions step, plctr and halt with which the extra operations O step , O plctr and O halt are associated. The resulting Maurer machines are called SP-PL-enhancements. SP stands again for stored program and PL stands for pipelined instruction processing. In SP-PL-enhancements of Maurer machines, the four pipeline stages fetchst, prepst, execst and postpst are distinguished. Henceforth, we write PS for {fetchst, prepst, execst, postpst}. The memory elements isf, jdf, jpf and plsr are used to control the pipelined processing of PGA instructions and to produce a reply in rr at the completion of each step of the pipelined instruction processing. Henceforth, we write M plc for {isf, jdf, jpf, plsr, rr}. Next after the precise definition of an SP-PL-enhancement, we will further explain how an SP-PL-enhancement operates. 
O step is the unique function from S to S such that for all S ∈ S :
where O fetch , O prep , O exec and O postp are suboperations defined as follows:
where jdc : S → B is the unique function from S to B such that for all S ∈ S :
where isc : S → B is the unique function from S to B such that for all S ∈ S :
where jpc : S → B is the unique function from S to B such that for all S ∈ S :
and O postp is defined as O postp in the case of the SP-NPL-enhancement, except for the replacement of the auxiliary program counter update function pcu by the function pcu defined as follows:
O plctr is the unique function from S to S such that for all S ∈ S :
where plsu : S → P(PS ) is the unique function from S to P(PS ) such that for all S ∈ S :
and ru : S → B is the unique function from S to B such that for all S ∈ S :
O halt is the unique function from S to S such that for all S ∈ S : stages that a PGA instruction being processed passes through successively. When the suboperation corresponding to a stage other than the last one has handled a PGA instruction, the suboperation corresponding to the next stage is enabled to handle that PGA instruction in the next step, subject to the exceptions mentioned below. O fetch , the suboperation corresponding to the first stage, is always enabled to fetch a PGA instruction in the next step, subject to the exceptions mentioned below. The exceptions are the following:
-when O prep has decoded a jump or termination instruction, pipelined instruction processing is stalled beginning with the PGA instruction fetched in the same step; -when O exec has executed either a positive test instruction with a negative reply as result or a negative test instruction with a positive reply as result, the PGA instruction fetched immediately after the test instruction is further discarded and pipelined instruction processing is started again with the next step if the latter instruction is a jump or termination instruction; -when O postp has adjusted the program counter on a jump instruction, the last fetched PGA instruction is discarded and pipelined instruction processing is started again with the next step. Consider the guarded recursive specification over BTA that consists of the following equation:
Let P be a finite PGA program. Then applying thread |P | to a state of Maurer machine H has the same effect as applying power thread CT to the corresponding state of the SP-PL-enhancement of H in which the program memory contains the stored representation of P . This is stated rigorously in the following theorem.
where H is the SP-NPL-enhancement of H. From this and Theorem 1, the theorem follows immediately.
We use the following notation in the proof. For each S ∈ S and each n > 0, cycle n (S ) is defined by induction on n as follows: cycle 1 (S ) = O plctr (O step (S )) and
). For each S ∈ S , tip(S ) is defined as follows:
postpst ∈ cycle 3 (S )(plsr). Thus, tip(S ) indicates that some instruction will be totally processed from state S . Analysis of input and output regions yields three potential sources of interference between the suboperations of O step :
It is easy to see that, by stalling pipelined instruction processing when O prep has decoded a jump instruction, interference does not really happen: O fetch does not change any memory element if O postp has changed pc in the same step, and O postp does not change any memory element if O fetch has changed pc in the previous step. Because of this, it is not difficult to see that for all S ∈ S :
We have that tip(S 0 ) holds. Moreover, tip is preserved by the total processing of an instruction if there is a next instruction to be processed:
Let (p i , S i ) be the i+1-th element in the full path of CT • H (S 0 (M \ M plc )). Then it is easy to prove by induction on i that
) of which the first component equals CT , S or D, and let (p i , S i ) be the i+1-th element in the full path of CT • H S 0 of which the first component equals CT , S or D and the second component, say S , satisfies tip(S ) if the first component equals CT . Then, using (5), (6), (7) and the preservation properties of tip, it is straightforward to prove by induction on i and case distinction on the kinds of primitive instructions of PGA that
Example (Pipelined instruction processing). Table 11 shows the pipelined instruction processing of the PGA program a;+b;#3;c;#2;d;! . It is assumed that the execution of +b results in a negative reply. We see that the pipelined instruction processing of this PGA program is stalled three times: after the jump instruction #3 has been decoded in step 4, after the jump instruction #2 has been decoded in step 6 and after the termination instruction ! has been decoded in step 10. Because the execution of the positive test instruction +b has produced a negative reply in step 4, the next instruction in the pipeline, i.e. the jump instruction #3, is not executed and post-processed in later steps. Pipelined instruction processing is started again from step 5, because there is no longer a jump instruction in the pipeline. The jump instruction #2 passes all four pipeline stages before pipelined instruction processing is started again from step 9. Moreover, because the jump is actually taken, the prematurely fetched instruction d is discarded Table 11 . Pipelined instruction processing of a ; +b ; #3 ; c ; #2 ; d ; ! when pipelined instruction processing is started again. The attempt to fetch another instruction prematurely in step 10 does not succeed because the last instruction of the PGA program was fetched in step 9. Instruction processing stops after step 12, because in that step the termination instruction was recognized. Table 12 shows the pipelined instruction processing of the program a;+b;c;#3;d;e . It is assumed that the execution of +b results in a negative reply. We see that the pipelined instruction processing of this PGA program is stalled once: after the jump instruction #3 has been decoded in step 5. Because the execution of the positive test instruction +b has produced a negative reply in step 4, the next instruction in the pipeline, i.e. the void basic instruction c, is not executed and post-processed in later steps. The jump instruction #3 passes all four pipeline stages before pipelined instruction processing is started again from step 8. Moreover, because the jump is actually taken, the prematurely fetched instruction d is discarded when pipelined instruction processing is started again. The attempt to fetch another instruction in step 8 does not succeed because the jump instruction #3 has brought the program counter beyond the last instruction of the PGA program. Instruction processing stops after step 8, because in that step fetching fails while there is no other instruction in the pipeline. This situation corresponds to a programming error, such as a jump out of the program, as a result of which further instruction processing is blocked.
With pipelined instruction processing, execution of the first example program takes 12 steps and execution of the second example program takes 8 steps. With non-pipelined instruction processing, it would take 20 steps and 13 steps, respectively. However, there will be no real gain unless O fetch , O prep , O exec and O postp can be performed in parallel.
Parallel Composability
In this section, we justify the use of the term pipeline in Section 8 by showing that the suboperations O fetch , O prep , O exec and O postp of O step can actually be performed in parallel.
Let (M, B, S, O) be a Maurer computer, let O ∈ O, and let 
Parallel composability generalizes easily to n operations (for n ≥ 2). Let (M, B, S, O) be a Maurer computer, let O ∈ O, and let
The suboperations O fetch , O prep , O exec and O postp of O step from Section 8 can be performed in parallel. This is stated rigorously in the following theorem. Proof. The following follows immediately from the definitions: 
Conditional Jump Instructions
In this section, we extend PGA with conditional jump instructions and look at the effect of this on non-pipelined and pipelined instruction processing. We add to PGA the following primitive instructions:
-for each a ∈ A and k ∈ N, a positive conditional jump instruction +a#k; -for each a ∈ A and k ∈ N, a negative conditional jump instruction −a#k.
A positive conditional jump instruction +a#k has the same effect as +a ; #k, but counts for one instruction; and a negative conditional jump instruction −a#k has the same effect as −a ; #k, but counts for one instruction. In Bergstra and Loots (2002) , PGA is extended with a unit instruction operator u which turns PGA programs into single instructions. In that extension of PGA, called PGA u , +a#k and −a#k can be taken as abbreviations for u(+a ; #k) and u(−a ; #k), respectively. In Ponse (2002) , thread extraction for PGA u programs is described by means of a mapping from PGA u programs to PGA programs. The SP-NPL-enhancement of Maurer machines change only slightly when conditional jump instructions are added. Just the set IT and the auxiliary functions dec, opc and pcu used in the definition of the SP-NPL-enhancement of a Maurer machine from Section 7 have to be re-defined. The set IT is re-defined because the two kinds of conditional jump instructions give rise to two additional instruction types: pcfjmp and ncfjmp. The function dec is re-defined in order to deal with the decoding of conditional jump instructions. The function opc is re-defined because conditional jump instructions cause an operation to be performed. The function pcu is re-defined in order to deal with the adjustment of the program counter in the case of conditional jump instructions.
IT is re-defined to be the set {bsc, ptst, ntst, fjmp, pcfjmp, ncfjmp, term}.
The function dec : S → IT × A × MA prog is re-defined as follows:
The function opc : S → B is re-defined as follows:
The function pcu : S → MA prog is re-defined as follows:
Like the SP-NPL-enhancement of Maurer machines, the SP-PL-enhancement of Maurer machines change only slightly when conditional jump instructions are added. The memory has to be extended with a conditional jump flag (cjf) which, like the other flags, contains a Boolean value. The set M plc , the auxiliary functions jpc and pcu , the subop-eration O exec and the operation O plctr used in the definition of the SP-PL-enhancement of a Maurer machine from Section 8 have to be re-defined. The flag cjf is needed in order to control the pipelined processing of instructions in the presence of conditional jump instructions. The set M plc is re-defined because of the addition of the flag cjf. The function jpc is re-defined because, after adjustment of the program counter on conditional jump instructions, pipelined instruction processing must be restarted as in the case of unconditional jump instructions. Just like pcu before, the function pcu is re-defined in order to deal with the adjustment of the program counter in the case of conditional jump instructions. The suboperation O exec is re-defined in order to set the additional flag cjf when, in the case of conditional jump instructions, the reply value is produced on which the jump concerned must actually take place. The operation O plctr is re-defined in order to control the pipelined processing of instructions in the presence of conditional jump instructions.
M plc is re-defined to be the set {isf, jdf, jpf, cjf, plsr, rr}.
The function jpc : S → B is re-defined as follows:
The suboperation O exec is re-defined as follows:
where isc : S → B is defined as in the case without conditional jump instructions and cjc : S → B is the unique function from S to B such that for all S ∈ S :
O plctr is re-defined as follows:
Backward Jump Instructions
In this short section, we discuss backward jump instructions and sketch the effect of their inclusion on non-pipelined and pipelined instruction processing.
In the preceding sections, we have considered only finite PGA programs, i.e. closed terms of PGA in which the repetition operator does not occur. This means that programs that are infinite sequences of primitive instructions are excluded. In other words, programs of which the execution goes on indefinitely are not covered. However, in a setting with backward jump instructions, there exists for each such program a behaviourally equivalent program that is a finite sequence of primitive instructions.
In a setting with backward jump instructions, there are, in addition to the primitive instructions of PGA introduced earlier, the following primitive instructions:
-for each k ∈ N, a backward jump instruction \#k.
We write I for the set that consists of all primitive instructions of PGA and all backward jump instructions. A PGLB program is a closed term that can be built from:
-for each u ∈ I , an instruction constant u; -the concatenation operator ; .
In Bergstra and Loots (2002) , the meaning of PGLB programs is described by means of a mapping from PGLB programs to PGA programs. For each PGA program, there exists a PGLB program that is mapped to a PGA program with the same behaviour. In other words, the expressiveness is not decreased by replacing the repetition operator by backward jump instructions.
The addition of backward jump instructions gives rise to trivial changes of the SP-NPLenhancement and SP-PL-enhancement of Maurer machines: forward jump instructions and backward jump instructions can be treated in the same way.
Just the set IT and the auxiliary functions dec and pcu used in the definition of the SP-NPL-enhancement of a Maurer machine from Section 7 and the auxiliary function pcu used in the definition of the SP-PL-enhancement of a Maurer machine from Section 8 have to be re-defined. The set IT must be re-defined because the backward jump instructions give rise to an additional instruction type: bjmp. The function dec must be re-defined in order to deal with the decoding of backward jump instructions. The function pcu and pcu must be re-defined in order to deal with the adjustment of the program counter in the case of backward jump instructions.
It is easy to see that with the correct re-definitions, Theorems 1 and 2 go through after the addition of backward jump instructions. Conditional backward jump instructions can be added in the same way as conditional forward jump instructions have been added in Section 10.
Instruction Set Architectures
In this section, we introduce the concept of a Maurer instruction set architecture. The concept of a Maurer instruction set architecture, or shortly a Maurer ISA, is an approximation of the concept of an instruction set architecture. It is focussed on instructions for data manipulation and data transfer. Instructions for transfer of program control are treated in a uniform way over different Maurer ISAs. Instances of the concept of a Maurer ISA are those Maurer machines for which SP-NPL-enhancement and SP-PL-enhancement are primarily intended. The SP-NPL-enhancement and SP-PL-enhancement of a Maurer ISA can be viewed as implementations of that ISA.
Each Maurer machine has a number of basic actions with which an operation is associated. In this section, when speaking about Maurer machines that are Maurer ISAs, such basic actions are loosely called basic instructions. The term basic action is uncommon where we are concerned with ISAs, and moreover basic instructions and basic actions are identified in the semantics of PGA.
The basic idea underlying the concept of a Maurer ISA is that there is a main memory of which the elements contain data, an operating unit with a small internal memory by which data can be manipulated, and an interface between the main memory and the operating unit for data transfer between them. For the sake of simplicity, data is restricted to the natural numbers between 0 and some upper bound. Other types of data that could be supported can always be represented by the natural numbers provided. Moreover, the data manipulation instructions offered by a Maurer ISA are not restricted and may include ones that are tailored to manipulation of representations of other types of data. Therefore, we believe that nothing essential is lost by the restriction to natural numbers.
The concept of a Maurer ISA is parametrized by:
-an address width k; -a word length l; -a bit size m of the operating unit; -a number u of pairs of address and data registers for load instructions; -a number v of pairs of address and data registers for store instructions; -a set A of basic instructions for data manipulation.
It is assumed that a fixed but arbitrary set M data of cardinality 2 k and a fixed but arbitrary bijection m data : [0, 2 k − 1] → M data have been given. M data is called the data memory. The data memory is a memory of which the elements can be addressed by means of natural numbers in the interval [0, 2 k − 1]. The address width k can be regarded as the number of bits used for the binary representation of addresses of data memory elements. We write B addr for [0, 2 k − 1]. The data memory elements are meant for containing data. They can contain natural numbers in the interval [0, 2 l − 1]. The word length l can be regarded as the number of bits used to represent data in data memory elements. We write B data for [0, 2 l − 1]. It is assumed that a fixed but arbitrary set M ou of cardinality m, called the operating unit memory, has been given. The operating unit memory is a memory of which the elements can contain natural numbers in the set {0, 1}, i.e. bits. The bit size m can be regarded as the number of bits that the operating unit can store internally. We write Bit for {0, 1}.
It is assumed that fixed but arbitrary sets M ld and M la of cardinality u and fixed but arbitrary bijections m and, for all a ∈ A , O a is a function from S to S such that:
On purpose, Maurer instruction set architectures have a bias towards load/store architectures. We believe that load/store architectures give rise to the most conveniently arranged interface between the data memory and the operating unit. For example, with an architecture other than a load/store architecture, it is more difficult to establish statically, when it concerns instructions for data manipulation and/or data transfer, the cases in which the operations associated with instructions that follow each other can be safely performed in a different order or in parallel.
Conclusions
We have modelled micro-architectures with non-pipelined instruction processing and pipelined instruction processing, using Maurer machines, basic thread algebra and program algebra. Because our descriptions of micro-architectures are more precise than those usually given, we have been able to verify that stored programs are executed as intended with these micro-architectures. A thorough understanding of the issues relevant to pipelined instruction processing can be acquired by modelling micro-architectures based on different pipeline organizations as well. In this paper, pipelined instruction processing does deal with control conflicts, but does not deal with data conflicts. Because memory access is not made explicit, data conflicts simply do not occur in the model presented in this paper. Models in which memory access is made explicit may have it placed in a separate pipeline stage, as a result of which data conflicts may occur. In those models, additional assumptions are needed about the instruction set architecture. The additional assumptions for load/store instruction set architectures are incorporated in the concept of a Maurer instruction set architecture introduced in this paper.
Several techniques for speeding up instruction processing involve multi-threading, a form of concurrency where some interleaving strategy determines how threads that exist concurrently are interleaved (see also Middelburg (2004, 2005c) ). When modelling micro-architectures for those techniques, the enabledness of basic actions discussed in Section 4 is likely to be relevant. It certainly is relevant in the case of microthreading (Bolychevsky et al., 1996; Jesshope and Luo, 2000) .
There are many options for future work. We mention only the modelling of microarchitectures for different combinations of instruction set architecture and technique for speeding up instruction processing. By that, the work presented in this paper may grow out to a theoretical basis for micro-architecture design.
The work presented in this paper, as well as the preceding work presented in Bergstra and Middelburg (2005a) , has convinced us that a special notation for the description of micro-architectures is desirable. For example, it is annoying that, for each memory element that is not affected by an operation, this must be described explicitly. However, we found that fixing an appropriate notation still requires some significant design decisions. We aim at a notation of which the semantics can simply be given by a translation to logical formulas, much in the spirit of predicative methodology (Hehner et al., 1986) . The following alternative description of the operation O fetch from Section 7 shows how an appropriate notation could look like:
O fetch : if pc + 1 ≤ pcbr then pc := pc + 1 , if pc ≤ pcbr then (ir := M prog [pc] ; rr := T) else (ir := #0 ; rr := F) .
The work presented in Bergstra and Middelburg (2005a) and this paper has also convinced us that modularity is material to this work: it is about combining and extending models and about renaming and hiding names used in those models. All this is done informally until now, but in the future there may arise a need to formalize it. We believe that module algebra (Bergstra et al., 1990 ) is a suitable formalism to base that formalization on.
Parallel composibility in connection with pipelined instruction processing is studied in a different setting in Hoe and Arvind (2004) . Using algebraic techniques from Harman and Tucker (1996) , three simple pipelined systems and a pipelined implementation of a micro-processor are both modelled and verified in Fox and Harman (2003) and Fox (1998) , respectively. The simple pipelined systems as well as the pipelined implementation of a micro-processor are modelled as iterated maps. By modelling a pipelined micro-processor as an iterated map, it is modelled at a level of abstraction that is higher than the level of abstraction at which micro-architecture design takes place. We focus our attention on modelling at the latter level of abstraction. A very extensive and up-to-date overview of interesting work on modelling and verifying pipelined micro-processors can also be found in Fox and Harman (2003) .
